|
|
一种考虑硅通孔电阻-电容效应的三维互连线模型 |
钱利波,朱樟明,杨银堂 |
西安电子科技大学微电子学院, 西安 710071 |
Through-silicon-via-aware interconnect prediction model for 3D integrated circuirt |
Qian Li-Bo,Zhu Zhang-Ming,Yang Yin-Tang |
School of Microelectronics, Xidian University, Xi’an 710071, China |
|
摘要: 硅通孔(TSV)是三维集成电路的一种主流技术.基于TSV寄生参数提取模型,对不同物理尺寸的TSV电阻-电容(RC)参数进行提取,采用Q3D仿真结果验证了模型精度.分析TSVRC效应对片上系统的性能及功耗影响,推导了插入缓冲器的三维互连线延时与功耗的解析模型.在45nm互补金属氧化物半导体工艺下,对不同规模的互连电路进行了比较分析.模拟结果显示,TSVRC效应导致互连延时平均增加10%,互连功耗密度平均提高21%;电路规模越小,TSV影响愈加显著.在三维片上系统前端设计中,包含TSV寄生参数的互连模型将有助于设计者更加精确地预测片上互连性能.
关键词:
三维集成
硅通孔
互连延时
功耗
|
|
Abstract: Through-silicon-via (TSV) is one of the major design techniques in three- dimensional integrated circuit (3D IC). Based on the parasitic parameter extraction model, the parasitic resistance-capacitance (RC) parameters for different size TSVs are acquired and validated with Q3D simulation data. Using the results of this model, closed-form delay and power consumption expressions for buffered interconnect used in 3D IC are presented. Comparative results with 3D net without TSV in various cases show that TSV RC effect has a huge influence on delay and power of 3D IC, which leads maximum delay and power comsumption to extra increase 10% and 21\% on average, respectively. It is crucial to correctly establish a TSV-aware 3D interconnect model in 3D IC front-end design.
Keywords:
3D integrated circuit
TSV
interconnect delay
power consumption
|
收稿日期: 2011-05-26
|
|
基金: 国家自然科学基金(批准号: 60725415, 60676009)和国家科技重大专项(批准号: 2009ZX01034-002-001-005)资助的课题. |
通讯作者:
朱樟明,zmyh@263.net
E-mail: zmyh@263.net
|
References
[1] | Pavlidis V F, Friedman E G 2009 Three-Dimensional Integrated Circuit Design (San Mateo: Morgan Kaufmann) p15
|
[2] | Savidis I, Friedman E G 2009 IEEE Trans. Electron Dev. 56 1873
|
[3] | Katti G, Stucchi M, Meyer K D, Dehaene W 2010 IEEE Trans. Electron Dev. 57 256
|
[4] | Kim D H, Mukhopadhyay S, Lim S K 2009 Proceeding of the 11th International Workshop on System Level Interconnect Prediction San Francisco, July 26–27, 2009 p85
|
[5] | Amirali S Y, Xiang H, Yu W J, Popovich M 2009 Proceeding of the Conference on Design, Automation & Test in Europe Belgium, March 14–18, 2009 p288
|
[6] | Karmarkar A P, Xu X P, Moroz V 2009 IEEE 47th Annual Interna-tional Reliability Physics Symposium Montreal, April 15–19, 2009 p682
|
[7] | Kim D H, Lim S K 2010 Proceeding of the 12th International Workshop on System Level Interconnect Prediction Anaheim, June 13–14, 2010 p25
|
[8] | Chen P Y, Wu C W, Kwai D M 2009 Proceeding of the 2009 Asian Test Symposium Taiwan, November 23–26, 2009 p450
|
[9] | Xu C, Li H, Suaya R, Banerjee K 2010 IEEE Trans. Electron Dev. 57 3405
|
[10] | Hall S H, Hall G W, McCall J A 2000 High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices (New York: John Wiley & Sons) p205
|
[11] | Li X, Wang J M, Tang W Q 2009 Acta Phys. Sin. 58 3603 (in Chinese) [李鑫, Wang Janet M, 唐卫清 2009 物理学报 58 3603]
|
[12] | Banerjee K, Mehrotra A 2002 IEEE Trans. Electron Dev. 49 2001
|
[13] | Zhu Z M, Hao B T, Li R, Yang Y T 2010 Acta Phys. Sin. 59 1997 (in Chinese) [朱樟明, 郝报田, 李儒, 杨银堂 2009 物理学报 59 1997]
|
[14] | Dong G, Xue Y, Li J W, Yang Y T 2011 Acta Phys. Sin. 60 46602 (in Chinese) [董刚, 薛荫, 李建伟, 杨银堂 2011 物理学报 60 046602]
|
[15] | Davis J A, De V K, Meindl J D 1998 IEEE Trans. Electron Dev. 45 580
|
[16] | Sekar D C, Naeemi A, Sarvari R, Davis J A, Meindl J D 2007 IEEE/ACM International Conference on Computer-Aided Design San Jose, November 4–8, 2007 p560
|
[17] | Zhu Z M, Zhong B, Hao B T, Yang Y T 2009 Acta Phys. Sin. 58 7124 (in Chinese) [朱樟明, 钟波, 郝报田, 杨银堂 2009 物理学报 58 7124]
|
[18] | Zhu Z M, Hao B T, Yang Y T, Li Y J 2010 Chin. Phys. B 19 127805
|
[19] | Davis J A, Meindl J D 2003 Interconnect Technology and Design for Gig Scale Integration (Netherlands: Springer) p184
|
[20] | NCSU FreePDK 45 nm
|
[1]
|
张岩, 董刚, 杨银堂, 王宁, 王凤娟, 刘晓贤. 考虑自热效应的互连线功耗优化模型[J]. 物理学报, 2013, 62(1): 016601.
|
[2]
|
李明, 余学峰, 薛耀国, 卢健, 崔江维, 高博. 部分耗尽绝缘层附着硅静态随机存储器总剂量辐射损伤效应的研究[J]. 物理学报, 2012, 61(10): 106103.
|
[3]
|
董刚, 刘嘉, 薛萌, 杨银堂. 基于双电源电压和双阈值电压的全局互连性能优化[J]. 物理学报, 2011, 60(4): 046602.
|
[4]
|
董刚, 薛萌, 李建伟, 杨银堂. 考虑工艺波动的RC互连树统计功耗[J]. 物理学报, 2011, 60(3): 036601.
|
[5]
|
朱樟明, 左平, 杨银堂. 考虑硅通孔的三维集成电路热传输解析模型[J]. 物理学报, 2011, 60(11): 118001.
|
[6]
|
朱樟明, 钟波, 杨银堂. 基于RLCπ型等效模型的互连网络精确焦耳热功耗计算[J]. 物理学报, 2010, 59(7): 4895-4900.
|
[7]
|
朱樟明, 郝报田, 李儒, 杨银堂. 一种基于延时和带宽约束的纳米级互连线优化模型[J]. 物理学报, 2010, 59(3): 1997-2003.
|
[8]
|
朱亦鸣, Kaz Hirakawa, 陈麟, 何波涌, 黄元申, 贾晓轩, 张大伟, 庄松林. 超低温高电场下GaAs的电子太赫兹功耗谱的研究[J]. 物理学报, 2009, 58(4): 2692-2696.
|
[9]
|
朱樟明, 钟波, 郝报田, 杨银堂. 一种考虑温度的分布式互连线功耗模型[J]. 物理学报, 2009, 58(10): 7124-7129.
|
[10]
|
马 丽, 高 勇, 刘 静, 王彩琳. 大功率低功耗快速软恢复SiGeC功率开关二极管[J]. 物理学报, 2007, 56(12): 7236-7241.
|
[11]
|
姚 远, 石 寅. 射频能量AC/DC电荷泵的MOS实现研究[J]. 物理学报, 2005, 54(5): 2424-2428.
|
[12]
|
江鉴, 张仕国. 硅液相外延的最新进展[J]. 物理, 1996, 25(11): 0-0.
|
|
|
|